

October 1998 Revised November 2000

# 74VCX162835

# Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Inputs/Outputs and 26 $\Omega$ Series Resistors in Outputs

### **General Description**

The VCX162835 low voltage 18-bit universal bus driver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes.

Data flow is controlled by output-enable  $(\overline{OE})$ , latch-enable (LE), and clock (CLK) inputs. The device operates in Transparent Mode when LE is held HIGH. The device operates in clocked mode when LE is LOW and CLK is toggled. Data transfers from the Inputs (I<sub>n</sub>) to Outputs (O<sub>n</sub>) on a Positive Edge Transition of the Clock. When  $\overline{OE}$  is LOW, the output data is enabled. When  $\overline{OE}$  is HIGH the output port is in a high impedance state.

The VCX162835 is designed with  $26\Omega$  series resistors in the outputs. This design reduces noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74VCX162835 is designed for low voltage (1.65V to 3.6V)  $V_{CC}$  applications with I/O capability up to 3.6V.

The 74VCX162835 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

# **Features**

- Compatible with PC100 DIMM module specifications
- 1.65V-3.6V V<sub>CC</sub> specifications provided
- 3.6V tolerant inputs and outputs
- $\blacksquare$  26 $\Omega$  series resistors in outputs
- t<sub>PD</sub> (CLK to O<sub>n</sub>)
  - 4.2ns max for 3.0V to 3.6V  $V_{CC}$  5.2ns max for 2.3V to 2.7V  $V_{CC}$
  - 9.2ns max for 1.65V to 1.95V  $V_{\rm CC}$
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>)
  - ±12mA @ 3.0V V<sub>CC</sub>
  - $\pm 8$  mA @ 2.3V V<sub>CC</sub>
  - $\pm 3$  mA @ 1.65V  $V_{CC}$
- Latchup performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model >200V

Note 1: To ensure the high impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pulldown resistor; the minimum value of the resistor is determined by the current sourcing capability of the driver.

### **Ordering Code:**

Order Number	Package Number	Package Description
74VCX162835MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# **Connection Diagram**

		1 /		
NC -	1	$\cup$	56	-GND
NC -	2		55	-NC
01 -	3		54	I <sub>1</sub>
GND	4		53	<b>-</b> GND
02 _	5		52	<b></b> l <sub>2</sub>
O <sub>3</sub>	6		51	<b>-</b> l <sub>3</sub>
V <sub>cc</sub> —	7		50	v <sub>cc</sub>
04	8		49	I <sub>4</sub>
O <sub>5</sub> —	9		48	I <sub>5</sub>
06 -	10		47	<b></b> I <sub>6</sub>
GND-	11		46	-GND
07-	12		<b>4</b> 5	<b></b> 1 <sub>7</sub>
a <sub>8</sub> —	13		44	<b></b> I <sub>8</sub>
09	14		43	<b>—</b> 19
0 <sub>10</sub> —	15		42	-1 <sub>10</sub>
011-	16		41	I <sub>11</sub>
012 -	17		40	-1 <sub>12</sub>
GND -	18		39	-GND
O <sub>13</sub>	19		38	—I <sub>13</sub>
O <sub>14</sub> —	20		37	I <sub>14</sub>
O <sub>15</sub> —	21		36	I <sub>15</sub>
V <sub>cc</sub> -	22		35	-v <sub>cc</sub>
O <sub>16</sub> —	23		34	<b></b> 1 <sub>16</sub>
017-	24		33	I <sub>17</sub>
GND -	25		32	<b>-</b> GND
O <sub>18</sub> -	26		31	I <sub>18</sub>
ŌE	27		30	-CLK
LE	28		29	-GND

# **Pin Descriptions**

Pin Names	Description
ŌĒ	Output Enable Input (Active LOW)
LE	Latch Enable Input
CLK	Clock Input
I <sub>1</sub> - I <sub>18</sub>	Data Inputs
I <sub>1</sub> - I <sub>18</sub> O <sub>1</sub> - O <sub>18</sub>	3-STATE Outputs

# **Truth Table**


	Inputs					
OE	LE	CLK	In	O <sub>n</sub>		
Н	Х	Х	Х	Z		
L	Н	Χ	L	L		
L	Н	X	Н	Н		
L	L	$\uparrow$	L	L		
L	L	1	Н	Н		
L	L	Н	X	O <sub>0</sub> (Note 2)		
L	L	L	X	O <sub>0</sub> (Note 3)		

- L = Logic HIGH
  L = Logic LOW
  X = Don't Care, but not floating
  Z = High Impedance
  ↑ = LOW-to-HIGH Clock Transition

Note 2: Output level before the indicated steady-state input conditions were established provided that CLK was HIGH before LE went LOW.

Note 3: Output level before the indicated steady-state input conditions were established.

# **Logic Diagram**



# **Absolute Maximum Ratings**(Note 4)

 $\begin{array}{lll} \mbox{Supply Voltage (V}_{\mbox{CC}}) & -0.5\mbox{V to } +4.6\mbox{V} \\ \mbox{DC Input Voltage (V}_{\mbox{I}}) & -0.5\mbox{V to } +4.6\mbox{V} \\ \end{array}$ 

Output Voltage (V<sub>O</sub>)

Outputs 3-STATE -0.5V to +4.6V Outputs Active (Note 5)  $-0.5V \text{ to } V_{CC} +0.5V$  DC Input Diode Current ( $I_{IK}$ )  $V_I$  < 0V -50 mA

DC Output Diode Current (I<sub>OK</sub>)

 $V_{O} < 0V$  —50 mA  $V_{O} > V_{CC}$  +50 mA

DC Output Source/Sink Current

 $(I_{OH}/I_{OL})$  ±50 mA

DC V<sub>CC</sub> or Ground Current per

Supply Pin (I $_{CC}$  or Ground)  $\pm 100 \text{ mA}$ 

Storage Temperature Range (T  $_{STG})$   $-65^{\circ}C$  to +150  $^{\circ}C$ 

# Recommended Operating Conditions (Note 6)

Power Supply

 Operating
 1.65V to 3.6V

 Data Retention Only
 1.2V to 3.6V

 Input Voltage
 -0.3V to 3.6V

Output Voltage (V<sub>O</sub>)

Output in Active States  $\rm OV~to~V_{CC}$  Output in 3-STATE  $\rm OV~to~3.6V$ 

Output Current in I<sub>OH</sub>/I<sub>OL</sub>

 $V_{CC} = 3.0 V$  to 3.6 V  $\pm 12$  mA  $V_{CC} = 2.3 V$  to 2.7 V  $\pm 8$  mA

 $V_{CC}$  = 1.65V to 2.3V  $\pm 3$  mA Free Air Operating Temperature (T<sub>A</sub>)  $-40^{\circ}$ C to +85°C

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V$  to 2.0V,  $V_{CC} = 3.0V$  10 ns/V

Note 4: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 5: IO Absolute Maximum Rating must be observed.

Note 6: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

# DC Electrical Characteristics (2.7V < $V_{CC} \le 3.6V)$

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.7-3.6	2.0		V
V <sub>IL</sub>	LOW Level Input Voltage		2.7-3.6		0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100  \mu A$	2.7-3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -8 \text{ mA}$	3.0	2.4		· v
		$I_{OH} = -12 \text{ mA}$	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.7-3.6		0.2	
		$I_{OL} = 6mA$	2.7		0.4	V
		I <sub>OL</sub> = 8 mA	3.0		0.55	
		I <sub>OL</sub> = 12mA	3.0		0.8	
I	Input Leakage Current	$0V \le V_1 \le 3.6V$	2.7-3.6		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	0V ≤ V <sub>O</sub> ≤ 3.6V	27.26		±10	
		$V_I = V_{IH}$ or $V_{IL}$	2.7–3.6		±10	μА
I <sub>OFF</sub>	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	07.00		20	
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 7)}$	2.7–3.6		±20	μА
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		750	μΑ

Note 7: Outputs disabled or 3-STATE only.

# DC Electrical Characteristics (2.3V $\leq$ $V_{CC} \leq$ 2.7V)

Symbol	Parameter	Conditions	V <sub>CC</sub>	Min	Max	Units
Syllibol	Farameter	Conditions	(V)	IVIIII	IVIAX	Ullits
V <sub>IH</sub>	HIGH Level Input Voltage		2.3–2.7	1.6		V
V <sub>IL</sub>	LOW Level Input Voltage		2.3–2.7		0.7	V
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.3–2.7	V <sub>CC</sub> - 0.2		
		$I_{OH} = -3 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -6 \text{ mA}$	2.3	1.8		v
		$I_{OH} = -8 \text{ mA}$	2.3	1.7		
V <sub>OL</sub>	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.3–2.7		0.2	
		I <sub>OL</sub> = 6 mA	2.3		0.4	V
		I <sub>OL</sub> = 8 mA	2.3		0.6	
I <sub>I</sub>	Input Leakage Current	0V ≤ V <sub>I</sub> ≤ 3.6V	2.3–2.7		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	$0V \le V_O \le 3.6V$	2.3–2.7		±10	μА
		$V_I = V_{IH}$ or $V_{IL}$	2.5-2.7		110	μΛ
I <sub>OFF</sub>	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3–2.7		20	
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 8)}$	2.3-2.7		±20	μΑ

Note 8: Outputs disabled or 3-STATE only.

# DC Electrical Characteristics (1.65V $\leq$ $V_{\mbox{\footnotesize CC}} < 2.3\mbox{\footnotesize V})$

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		1.65 - 2.3	$0.65 \times V_{CC}$		V
V <sub>IL</sub>	LOW Level Input Voltage		1.65 - 2.3		$0.35 \times V_{CC}$	V
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	1.65 - 2.3	V <sub>CC</sub> - 0.2		V
		$I_{OH} = -3 \text{ mA}$	1.65	1.25		· •
V <sub>OL</sub>	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	1.65 - 2.3		0.2	V
		I <sub>OL</sub> = 3 mA	1.65		0.3	· v
II	Input Leakage Current	0V ≤ V <sub>I</sub> ≤ 3.6V	1.65 - 2.3		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	$0V \le V_O \le 3.6V$ $V_I = V_{IH} \text{ or } V_{II}$	1.65 - 2.3		±10	μА
I <sub>OFF</sub>	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND $V_{CC} \le (V_I, V_O) \le 3.6V$ (Note 9)	1.65 - 2.3		20 ±20	μА

Note 9: Outputs disabled or 3-STATE only.

# **AC Electrical Characteristics** (Note 10)

		$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ , $C_L = 30$ pF, $R_L = 500\Omega$						
Symbol	Parameter	$V_{CC} = 3.3V \pm 0.3V$		$\rm V_{CC}=2.5\pm0.2V$		$V_{CC} = 1.8 \pm 0.15 V$		Units
		Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	250		200		100		MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	0.6	3.9	0.8	5.0	1.5	9.8	ns
	Bus to Bus	0.6	3.9	0.6	5.0	1.5	9.0	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.4	4.2	1.5	5.2	2.0	9.2	ns
	Clock to Bus	1.4	4.2	1.5	5.2	2.0	9.2	115
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	0.6	4.7	0.8	5.8	1.5	9.8	ns
	LE to Bus	0.0	4.7	0.0	5.0	1.5	9.0	115
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	0.6	4.3	0.8	5.9	1.5	9.8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	0.6	4.2	0.8	4.7	1.5	7.9	ns
t <sub>S</sub>	Setup Time	1.5		1.5		2.5		ns
t <sub>H</sub>	Hold Time	0.7		0.7		1.0		ns
t <sub>W</sub>	Pulse Width	1.5		1.5		4.0		ns
t <sub>OSHL</sub>	Output to Output Skew		0.5		0.5		0.75	ns
toslh	(Note 11)		0.5		0.5		0.75	115

Note 10: For CL=50pF, add approximately 300ps to the AC maximum specification.

Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

# **AC Electrical Characteristics Over Load (Note 12)**

		T <sub>A</sub> = −0°C				
Symbol	Parameter	C <sub>L</sub> = 0 pF		C <sub>L</sub> = 50 pF		Units
		Min	Max	Min	Max	
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus to Bus	0.7	2.6	1.0	4.2	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Clock to Bus	1.4	2.9	1.9	4.5	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay LE to Bus	0.7	3.4	1.0	5.0	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	0.7	3.0	1.0	4.6	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	0.7	2.9	1.0	4.5	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	SSO Propagation Delay Clock to Bus (Note 13)	1.4	3.2			ns
t <sub>S</sub>	Setup Time	1.5		1.5		ns
t <sub>H</sub>	Hold Time	0.7		0.7		ns

Note 12: Characterized only.

Note 13: SSO=Simultaneous Switching Output. Any output combination of LOW-to-HIGH and/or HIGH-to-LOW transition.

# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> =+25°C	Units
Зушьог		Conditions	(V)	Typical	Oilles
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.35	V
			3.3	0.45	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.35	V
			3.3	-0.45	
V <sub>OHV</sub>	Quiet Output Dynamic Valley VOH	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.35	
			2.5	1.85	V
			3.3	2.45	

# Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
Symbol	i arameter	Conditions	Typical	Onits
C <sub>IN</sub>	Input Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V, \text{ or } 3.3V,$	3.5	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{I} = 0V$ , or $V_{CC}$ , $V_{CC} = 1.8V$ , 2.5V or 3.3V	5.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	13	pF

# I<sub>OUT</sub> - V<sub>OUT</sub> Characteristics




FIGURE 1. Characteristics for Output - Pull Up Drive




FIGURE 2. Characteristics for Output - Pull Down Driver

# **AC Loading and Waveforms**




FIGURE 3. AC Test Circuit

TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6V at $V_{CC} = 3.3 \pm 0.3V$ ; $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2V$ ; 1.8V to $\pm 0.15V$
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND




FIGURE 4. Waveform for Inverting and Non-inverting Functions  $t_r = t_f \leq 2.0 ns, \, 10\% \ to \ 90\%$ 




FIGURE 5. 3-STATE Output High Enable and Disable Times for Low Voltage Logic  $t_r=t_f\leq 2.0ns,\,10\%\ to\ 90\%$ 




FIGURE 6. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic  $t_r=t_f\!\le\!2.0ns,\,10\%$  to 90%

Symbol	V <sub>CC</sub>		
	$\textbf{3.3V} \pm \textbf{0.3V}$	$\textbf{2.5V} \pm \textbf{0.2V}$	1.8 ± 0.15V
V <sub>mi</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2
$V_{mo}$	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2
V <sub>x</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.15V
V <sub>v</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V	V <sub>OH</sub> – 0.15V

# Resistors in Outputs

### Physical Dimensions inches (millimeters) unless otherwise noted -A-8.1 (9.2 TYP) 6.1 ± 0.1 -B-(5.6 TYP) 4.05 □0.2 | C | B | A | (0.3 TYP) ALL LEAD TIPS (0.5 TYP) LAND PATTERN RECOMMENDATION △ 0.1 C SEE DETAIL A ALL LEAD TIPS (0.90)+ 0.5 TYP - 0.17 - 0.27 TYP 0.10 ± 0.05 TYP 0.09-0.20 TYP 0.13M A BS CS GAGE PLANE **-0.25** SEATING PLANE 0.60 +0.15 DETAIL A TYPICAL MTD56 (REV B)

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com